


6408382

SERIAL NO.: 09/422,015
PETER H. PRIEST (919-942-1434)

1/20

FIG. 1A



SERIAL NO.: 09/422,015
PETER H. PRIEST (919-942-1434)

2/20

FIG. 1B






FIG. 2



SEARCHED INDEXED SERIALIZED FILED
APR 20 1988 BY JAMES M. HARRIS

FIG. 3A



SERIAL NO.: 09/422,015
PETER H. PRIEST (919-942-1434)

5/20

FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 4






FIG. 5A



SERIAL NO.: 09/422,015
PETER H. PRIEST (919-942-1434)

10/20


FIG. 5B



SERIAL NO.: 09/422,015
PETER H. PRIEST (919-942-1434)

11/20


FIG. 5C



SERIAL NO.: 09/422,015
PETER H. PRIEST (919-942-1434)

12/20

FIG. 5D



SERIAL NO.: 09/422.015
PETER H. PRIEST (919-942-1434)

13/20

FIG. 5E





FIG. 6A



SERIAL NO.: 09/422,015
PETER H. PRIEST (919-942-1434)

15/20

FIG. 6B

650

13	12	11	10	9	8	7	6	5	4	3	2	1	0
S/P	XV	IVLW	111										

4-BIT
TM20ffS
Vb=V0

6-BIT
TM10ffS
Vb=V0

652

654

656

SERIAL NO.: 09/422,015
PETER H. PRIEST (919-942-1434)

16/20




FIG. 7




FIG. 8





FIG. 9



20/20

FIG. 10

1015 {
1025 }
1035 {
1045 }
1055 {
1065 }

CYCLE	<u>FETCH</u>	<u>Xpand & Dispatch</u>	<u>Decode</u>	<u>Execute</u>	<u>Cond. Ret</u>
i	SP Fetches a B-bit instruction & loads it into IR1	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-3)	Previous Instruction Instr(i-4)
i+1	SP Fetches a B-bit instruction & loads it into IR1	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i)=ADD.S instruction is loaded into IR2. The S/P-bit and 3-bit opcode are decoded in the S/P.	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-3)
i+2	SP Fetches a B-bit instruction & loads it into IR1	S/P-bit opcode indicate an SP XV operation. Local TM fetches occur and a native form of the Instr(i+1)=XW.S instruction is loaded into IR2. The S/P-bit, and 3-bit opcode are decoded in the S/P. The VIM address is calculated and the iVLTW is fetched from the XV VIM	The ALU decodes Instr(i)=ADD.S instruction	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)
i+3	SP Fetches a B-bit instruction & loads it into IR1	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+2)=COPY.S instruction is loaded into IR2	Instr(i+1)=XW.S causes up to 5 instructions in iVLTW decode	The ALU executes Instr(i)=ADD.S instruction	Previous Instruction Instr(i-1)
i+4	SP Fetches a B-bit instruction: Instr(i+4)	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+3)=ADD.S instruction is loaded into IR2	Instr(i+1)=XW.S causes up to 5 instructions in iVLTW execute	Instr(i+2)=COPY.S instruction	Instr(i+1)=ADD.S side effects are set in ASFs and ACFS